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We investigate the performance of gate-defined devices fabricated on high mobility InAs metamor-
phic heterostructures. We find that heterostructures capped with In0.75Ga0.25As often show signs of
parallel conduction due to proximity of their surface Fermi level to the conduction band minimum.
Here, we introduce a technique that can be used to estimate the density of this surface charge that
involves cool-downs from room temperature under gate bias. We have been able to remove the par-
allel conduction under high positive bias, but achieving full depletion has proven difficult. We find
that by using In0.75Al0.25As as the barrier without an In0.75Ga0.25As capping, a drastic reduction
in parallel conduction can be achieved. Our studies show that this does not change the transport
properties of the quantum well significantly. We achieved full depletion in InAlAs capped het-
erostructures with non-hysteretic gating response suitable for fabrication of gate-defined mesoscopic
devices.
Narrow band gap semiconductors such as InAs are of
fundamental interest for next generation high-speed elec-
tronics due to their unique material properties of small ef-
fective mass, large dielectric constant and high room tem-
perature mobility [1, 2]. In addition, they possess strong
spin orbit interaction and large g-factor which make them
an ideal platform for spintronics applications [3, 4]. Re-
cently, two-dimensional electron systems (2DESs) con-
fined to InAs layers have become the focus of renewed
theoretical and experimental attention partly because of
their potential applications in quantum computation [5–
7]. However, all these applications require precise con-
trol of electrostatic potentials and carrier densities using
nano-fabricated metallic gates. Unlike widely used GaAs
based systems, reliable gating has proven difficult in InAs
based systems due to gate leakage and hysteretic behav-
ior. Charge traps and surface Fermi level pinning could
drastically affect the device performance. Controlling
surface properties in InxGa1−xAs material has played a
crucial role in achieving high quality interfaces for metal
oxide semiconductor field effect transistors (MOSFETs)
[2].
The Fermi level pinning at semiconductor surfaces has
been the subject of numerous theoretical and experimen-
tal studies [8]. In most semiconductors, such as GaAs,
the Fermi level is pinned in the band gap [9]. It is well
known that the surface states in case of InAs (100) can
result in a two dimensional electron system [10]. The
electron accumulation is due to pinning of the Fermi
level above the conduction band minimum. The position
of the pinning level sensitively depends on the material
and the surface treatments [11]. In the case of high in-
dium content InGaAs, the situation is similar to InAs.
Experiments on InxGa1−xAs predicts Schottky barrier
height becomes negative, exhibiting an ohmic behavior,
for x > 0.85 [12]. In this work, we grow InAs meta-
morphic heterostructures with an In0.75Ga0.25As surface
layer, see Fig. 1(a). High indium content InGaAs, in this
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FIG. 1: (Color online) (a) Schematic of our InAs heterostruc-
ture material stack. Gated Hall bars are fabricated using
PECVD grown SiOx dielectric and Ti/Au metallic gates. (b)
Electron density, n as a function of top gate bias, Vg for dif-
ferent cool-down biases, VP = 0 V, +1 V, +3 V, +5 V. There
are two slopes in the data as the gate bias is swept negative;
first the surface charge is depleted and then after a threshold
voltage, Vth, electrons are removed from the quantum well.
The threshold voltage for each VP is extrapolated from these
two slopes, shown by arrows for VP= +3 V and +5 V. The
dashed line shows the expected slope when the surface charge
is depleted.
case x = 0.75, is required for growth of a strained InAs
layer [13] and to minimize dislocations in the active re-
gion, InAlAs barriers and surface layers are all grown at
this indium composition. The surface Fermi level pin-
ning in In0.75Ga0.25As layers is theoretically estimated
to be 40 meV below the conduction band minimum.
However, we often find signatures of parallel conduc-
tion in heterostructures similar to Fig. 1(a). In this pa-
per, we investigate the transport properties of these het-
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FIG. 2: (Color online) (a) Schematic of capacitive model of
our system. (b) Extracted surface density as a function of
cool-down bias. The fit to the data is shown red dashed line
and estimates a surface charge of nS = 6.5 × 10
11 cm−2 at
zero bias cool-down.
erostructures and show that in this type of heterostruc-
ture, In0.75Al0.25As surface layers are better suited for
gate-defined devices.
The samples were grown on a semi-insulating InP (100)
substrate, using a modified VG-V80H molecular beam
epitaxy system. After oxide desorption under an As4
overpressure at 520 oC, the substrate temperature is
lowered to 480 oC where we grow a superlattice of In-
GaAs/InAlAs lattice matched to InP. The substrate tem-
perature is further lowered to 360 oC for growth of the
InxAl1−xAs buffer layer. This lower temperature buffer
growth is used to reduce and minimize the influence of
dislocations forming due to the lattice mismatch of the
active region to the InP substrate. The indium content in
InxAl1−xAs is step graded from x =0.52 to 0.85 [14, 15].
We lower the indium content to x=0.75 while increas-
ing the substrate temperature to Tsub ∼ 490
oC with
As4 beam equivalent pressure (BEP) to 2.0× 10
−5. The
quantum well consists of a 4 nm InAs layer sandwiched by
In0.75Ga0.25As layers for both samples. An InxAl1−xAs
(120 nm) top barrier layer is grown next as shown in
Fig. 1(a). Finally, the structures are capped with a 10
nm In0.75Ga0.25As layer. The structures are nominally
undoped but the deep levels in InAlAs donate carriers to
the quantum well [16].
We fabricated gated-Hall bars by deposition of 100
nm SiOx at a substrate temperature of 250
oC using
plasma enhanced chemical vapor deposition (PECVD)
and a subsequent 10/100 nm Ti/Au as a metallic gate.
The Hall bars are cooled down to 2 K with no bias ap-
plied on the top gate, VP = 0 V. At T = 2 K, magneto-
resistance exhibits Shubnikov de Haas oscillations and
well defined integer quantum Hall states in strong mag-
netic field [18]. The typical electron mobility is measured
to be µ ∼ 2 × 105 cm2/Vs at n ∼ 4 × 1011 cm−2. We
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FIG. 3: (a) Density as a function of top gate bias under no
cool-down bias. The density can be tuned over a wide range
from 5 × 1011 cm−2 down to near depletion. The material
stack is shown near surface. This sample is taken from the
same wafer as shown in Fig. 1. The only different is that
InGaAs surface layer is removed using wet etch.
present data on one such Hall bar but they all show qual-
itatively similar data. The carrier densities are deter-
mined using Hall data for each gate bias, Vg. The green
squares in Fig. 1(b) show no change in carrier density of
the quantum well as a function of Vg. This behavior sug-
gests formation of surface charge that shields the electric
field from reaching the quantum well.
Application of a positive bias, VP , at room tempera-
ture and during cool-down changes the gating response.
Figure 1(b) shows electron density dependence as a func-
tion of Vg for several positive cool-down biases, VP =
+1 (red), +3V (blue) and +5V (black). This suggests
that the surface charge density is lowered with an applied
gate bias during cool-down. Positive bias cool-down has
been used in GaAs material system for improving noise
response of mesoscopic devices [19]. It is believed that
parasitic electrons can be frozen in donor sites (DX cen-
ters) during cool-down. Similarly, positive bias during
cool-down could freeze the electrons to their donor sites
(for example dangling bonds) and hence there will be
less free surface charge after cool-down under bias. The
presence of a threshold gate voltage before the 2DES
electron density can be tuned even at our highest pos-
itive bias cool-down, VP= +5 V, suggests there is still
some remaining surface charge. There are two slopes
in the data as the gate bias is swept negative; first the
electrons are depleted from the InGaAs surface states
but due to finite density of states in the surface layer,
there is a slight slope in the density of the quantum well
[20, 21]. After all the electrons from the surface states
are depleted (at the threshold voltage), we observe the
electron density in the quantum well is decreasing with
a slope that closely matches the calculated slope (dashed
line in the inset) using the total capacitance from the
top gate to the quantum well, see Fig. 2(a). The thresh-
old voltage for each VP is extrapolated from these two
slopes, shown by arrows for VP= +3 V and +5 V. Using
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FIG. 4: (Color online) Plot of current as a function of side-
gate bias shows full pinch off with features related to quantum
confinement in 1D. Inset: SEM image of the quantum point
contact and material stack.
our cool-down data, we can estimate the surface charge
by converting the threshold voltages into charge density
using nS = (ǫ/dox) × Vth/e. These values are plotted
in Fig. 2(b). A linear fit through the data estimates
nS = 6.5 × 10
11 cm−2 at the surface when no bias is
applied, VP = 0.
When the InGaAs capping layer is removed using wet
chemical etching (H3PO4:H2O2:H2O, 1:1:80), we do not
observe a drastic change in the quality of the magneto-
transport of the 2DES, however, the gating properties
changes dramatically. Figure 3 shows the gate bias de-
pendence of the denstiy for a InAlAs capped device. Even
when the device is cooled down under no bias, the den-
sity could be varied in a wide range from 5× 1011 cm−2
down to near depletion. The InAlAs has a higher band
gap (∼ 0.9 eV) and the surface Fermi level is expected to
be near midgap. The density of the quantum well drops
as much as 25% after removing the InGaAs surface layer.
The measured mobility as a function of density at 2 K is
well-fitted by µ ∼ nα, with α = 0.8 at high density range
(n > 2×1011 cm−2). A value of α ∼ 0.8 signifies that the
mobility is limited by scattering from nearby background
charged impurities [17, 18]. Fabricated quantum devices
using these heterostructures such as quantum point con-
tacts (QPCs) show no hysteretic behavior under different
sweep directions or by time. Figure 4(b) shows the plot
of current through a QPC measured as a function of gate
voltage applied to a split-gate device. We achieve full de-
pletion (I < 1 pA, limited by our instrumentation) and
observe features associated with quantum confinement in
1D.
In conclusion, we have studied the gating response of
high mobility InAs metamorphic heterostructures. We
find that the surface of InGaAs often shows signs of par-
allel conduction and limits the gating response. Using
cool-downs with positive bias we reduced the electron
density of these parallel conduction and estimated their
density. Further, InAlAs surface layers could be used
in these heterostructures and our studies show that not
only the quality of the quantum well is maintained but
also they show full depletion and non-hysteretic gating
response due to drastic reduction of surface charge.
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